

## Overview

The LC72133M are a phase-locked loop frequency synthesizer LSI circuits for use in radio tuners. It supports low-voltage ( 2.7 to 3.6 V ) operation and can implement high-performance AM/FM tuners easily.

## Functions

- High speed programmable dividers
- FMIN: 10 to 120 MHz $\qquad$ .pulse swallower
(built-in divide-by-two prescaler), $\mathrm{V}_{\mathrm{DD}} \geq 2.7 \mathrm{~V}$
10 to 130 MHz $\qquad$ .pulse swallower (built-in divide-by-two prescaler), $\mathrm{V}_{\mathrm{DD}} \geq 3.0 \mathrm{~V}$
- AMIN:

2 to 40 MHz $\qquad$ .pulse swallower 0.5 to 10 MHz $\qquad$ direct division

- IF counter
- IFIN:
0.4 to 12 MHz $\qquad$ AM/FM IF counter
- Reference frequencies
- Twelve selectable frequencies ( 4.5 or 7.2 MHz crystal)
$1,3,5,9,10,3.125,6.25,12.5,15,25,50$ and 100 kHz
- Phase comparator
- Dead zone control
- Unlock detection circuit
- Deadlock clear circuit
- Built-in MOS transistor for forming an active low-pass filter
- I/O ports
- Dedicated output ports: 4
- Input or output ports: 2
- Support clock time base output
- Serial data I/O
- Support CCB format communication with the system controller. (Compatible with LC72131)
- Operating ranges
- Supply voltage
.2.7 to 3.6 V
- Operating temperature. -20 to $+70^{\circ} \mathrm{C}$
- Package

MFP20
ssepzo

- CCB is a trademark of SANYO ELECTRIC CO., LTD.
- CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

## Package Dimensions

unit: mm
3036B-MFP20



## Specifications

Absolute Maximum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}, \mathbf{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Pins | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {DD }}$ max | $V_{D D}$ | -0.3 to +5.5 | V |
| Maximum input voltage | $\mathrm{V}_{\text {IN }} 1$ max | CE, CL, DI, AIN | -0.3 to +5.5 | V |
|  | $\mathrm{V}_{\text {IN }} 2$ max | XIN, FMIN, AMIN, IFIN | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  | $\mathrm{V}_{\text {IN }} 3$ max | $\overline{\mathrm{IO}}, \overline{\mathrm{IO} 2}$ | -0.3 to +15 | V |
| Maximum output voltage | $\mathrm{V}_{0} 1$ max | DO | -0.3 to +5.5 | V |
|  | $\mathrm{V}_{0} 2$ max | XOUT, PD | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  | $\mathrm{V}_{\mathrm{O}} 3$ max | $\overline{\mathrm{BO} 1}$ to $\overline{\mathrm{BO} 4}, \overline{\mathrm{O} 1,} \overline{\mathrm{IO} 2}, \mathrm{AOUT}$ | -0.3 to +15 | V |
| Maximum output current | 101 max | BO1 | 0 to 3.0 | mA |
|  | 102 max | AOUT, DO | 0 to 6.0 | mA |
|  | IO3 max | $\overline{\mathrm{BO} 2}$ to $\overline{\mathrm{BO} 4}, \overline{\mathrm{IO} 1}, \overline{\mathrm{IO} 2}$ | 0 to 6.0 | mA |
| Allowable power dissipation | Pd max | $\mathrm{Ta} \leq 70^{\circ} \mathrm{C}$ : LC72133M | 180 | mW |
|  |  | I2 $\leq 70^{\circ} \mathrm{C}$. 1 C 72133 V | 160 | mW |
| Operating temperature | Topr |  | -20 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

Allowable Operating Ranges at $\mathbf{T a}=-20$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$

| Parameter | Symbol | Pins | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $V_{D D}$ | $V_{D D}$ |  | 2.7 |  | 3.6 | V |
| Input high-level voltage | $\mathrm{V}_{\mathrm{H} 1}$ | CE, CL, DI |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | 5.5 | V |
|  | $\mathrm{V}_{\mathrm{H}}{ }^{2}$ | $\overline{\mathrm{IO}}, \overline{\mathrm{IO} 2}$ |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ |  | 13 | V |
| Input low-level voltage | $\mathrm{V}_{\mathrm{IL}}$ | CE, CL, DI, $\overline{\mathrm{OO}}, \overline{\mathrm{IO} 2}$ |  | 0 |  | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Output voltage | $\mathrm{V}_{\mathrm{O}} 1$ | DO |  | 0 |  | 5.5 | V |
|  | $\mathrm{V}_{\mathrm{O}} 2$ | $\overline{\mathrm{BO} 1}$ to $\overline{\mathrm{BO} 4}, \overline{\mathrm{IO}}, \overline{\mathrm{IO} 2}$, AOUT |  | 0 |  | 13 | V |
| Input frequency | $\mathrm{f}_{\mathrm{IN}} 1$ | XIN | $\mathrm{V}_{\text {IN }} 1$ | 1 |  | 8 | MHz |
|  | $\mathrm{fin}^{2-1}$ | FMIN | $\mathrm{V}_{\text {IN }} \mathrm{V}^{2-1}$ | 10 |  | 90 | MHz |
|  | $\mathrm{f}_{\mathrm{IN}} 2-2$ | FMIN | $\mathrm{V}_{\text {IN }}$ 2-2 | 10 |  | 120 | MHz |
|  | $\mathrm{f}_{\mathrm{IN} 2-3}$ | FMIN | $\mathrm{V}_{\text {IN }} 2-1, \mathrm{~V}_{\mathrm{DD}} \geq 3.0 \mathrm{~V}$ | 10 |  | 130 | MHz |
|  | $\mathrm{f}_{1 \times 3}$ | AMIN | $\mathrm{V}_{1 \times} 3, \mathrm{SNS}=1$ | 2 |  | 40 | MHz |
|  | $\mathrm{fin}^{4}$ | AMIN | $\mathrm{V}_{\text {IN }} 4, \mathrm{SNS}=0$ | 0.5 |  | 10 | MHz |
|  | $\mathrm{f}_{\mathrm{IN} 5}$ | IFIN | $\mathrm{V}_{\text {IN }} 5$ | 0.4 |  | 12 | MHz |
| Input amplitude | $\mathrm{V}_{\text {IN }} 1$ | XIN | $\mathrm{fin}^{1}$ | 400 |  | 900 | mVrms |
|  | $\mathrm{V}_{\text {IN }}$ 2-1 | FMIN | $\mathrm{f}_{\mathrm{IN}} 2-1, \mathrm{f}_{\mathrm{IN}} 2-3$ | 70 |  | 900 | mVrms |
|  | $\mathrm{V}_{\text {IN }}$ 2-2 | FMIN | $\mathrm{f}_{\mathrm{IN} 2-2}$ | 100 |  | 900 | mVrms |
|  | $\mathrm{V}_{\text {IN }} 3$ | AMIN | $\mathrm{f}_{\mathrm{IN}} 3, \mathrm{SNS}=1$ | 70 |  | 900 | mVrms |
|  | $\mathrm{V}_{1 \times} 4$ | AMIN | $\mathrm{f}_{\mathrm{IN}} 4, \mathrm{SNS}=0$ | 70 |  | 900 | mVrms |
|  | $\mathrm{V}_{\text {IN }} 5-1$ | IFIN | $\mathrm{f}_{\mathrm{IN}} 5$, IFS $=1$ | 70 |  | 900 | mVrms |
|  | $\mathrm{V}_{\text {IN }} 5-2$ | IFIN | $\mathrm{f}_{\mathrm{IN} 6}$, IFS $=0$ | 100 |  | 900 | mVrms |
| Supported crystals | Xtal | XIN, XOUT | * | 4.0 |  | 8.0 | MHz |

Note: * Recommended crystal oscillator CI values:
$\mathrm{Cl} \leq 120 \Omega$ (For a 4.5 MHz crystal)
$\mathrm{Cl} \leq 70 \Omega$ (For a 7.2 MHz crystal)
<Sample Oscillator Circuit>
Crystal oscillator: HC-49/U (manufactured by Kinseki, Ltd.), $\mathrm{CL}=12 \mathrm{pF}$
$\mathrm{C} 1=\mathrm{C} 2=15 \mathrm{pF}$
The circuit constants for the crystal oscillator circuit depend on the crystal used, the printed circuit board pattern, and other items. Therefore we recommend consulting with the manufacturer of the crystal for evaluation and reliability.


Electrical Characteristics for the Allowable Operating Ranges at $\mathbf{T a}=\mathbf{- 2 0}$ to $+\mathbf{7 0}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\text {SS }}=\mathbf{0} \mathrm{V}$

| Parameter | Symbol | Pins | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Built-in feedback resistance | Rf1 | XIN |  |  | 1.0 |  | $\mathrm{M} \Omega$ |
|  | Rf2 | FMIN |  |  | 500 |  | k $\Omega$ |
|  | Rf3 | AMIN |  |  | 500 |  | k $\Omega$ |
|  | Rf4 | IFIN |  |  | 250 |  | $\mathrm{k} \Omega$ |
| Built-in pull-down resistor | Rpd1 | FMIN |  |  | 200 |  | k $\Omega$ |
|  | Rpd2 | AMIN |  |  | 200 |  | k $\Omega$ |
| Hysteresis | $\mathrm{V}_{\text {HIS }}$ | CE, CL, DI, $\overline{\mathrm{IO}}, \overline{\mathrm{IO} 2}$ |  |  | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  | V |
| Output high level voltage | $\mathrm{V}_{\mathrm{OH}}{ }^{1}$ | PD | $\mathrm{I}_{\mathrm{O}}=-1 \mathrm{~mA}$ | $V_{D D}-1.0$ |  |  | V |
| Output low level voltage | $\mathrm{V}_{\text {OL }} 1$ | PD | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  |  | 1.0 | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{2}$ | $\overline{\mathrm{BO} 1}$ | $\mathrm{l}_{\mathrm{O}}=0.5 \mathrm{~mA}$ |  |  | 0.6 | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  |  | 1.2 | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{3}$ | DO | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  |  | 0.25 | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=3 \mathrm{~mA}$ |  |  | 0.75 | V |
|  | $\mathrm{V}_{\mathrm{OL}}{ }^{4}$ | $\overline{\mathrm{BO} 2}$ to $\overline{\mathrm{BO} 4}, \overline{\mathrm{IO} 1}, \overline{\mathrm{IO} 2}$ | $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ |  |  | 0.25 | V |
|  |  |  | $\mathrm{I}_{\mathrm{O}}=5 \mathrm{~mA}$ |  |  | 1.25 | V |
|  | $\mathrm{V}_{\mathrm{OL}} 5$ | AOUT | $\mathrm{l}_{\mathrm{O}}=1 \mathrm{~mA}, \mathrm{AlN}=1.3 \mathrm{~V}$ |  |  | 0.5 | V |
| Input high level current | $\mathrm{l}_{1 \mathrm{H}^{1}}$ | CE, CL, DI | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{IH}}{ }^{2}$ | $\overline{\mathrm{O} 1,} \overline{\mathrm{O} 2}$ | $\mathrm{V}_{1}=13 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | $1_{1 H^{3}}$ | XIN | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | 1.3 |  | 8 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\mathrm{IH}} 4$ | FMIN, AMIN | $V_{1}=V_{D D}$ | 2.7 |  | 15 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{1+5}$ | IFIN | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{DD}}$ | 5.4 |  | 30 | $\mu \mathrm{A}$ |
|  | $1_{1 H^{6}}$ | AIN | $\mathrm{V}_{\mathrm{I}}=5.5 \mathrm{~V}$ |  |  | 200 | nA |
| Input low level current | $l_{\text {IL } 1}$ | CE, CL, DI | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{I}_{\text {IL }}$ 2 | $\overline{\mathrm{O} 1}, \overline{\mathrm{IO} 2}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | IIL3 | XIN | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 1.3 |  | 8 | $\mu \mathrm{A}$ |
|  | $1 /{ }^{\text {l }}$ | FMIN, AMIN | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 2.7 |  | 15 | $\mu \mathrm{A}$ |
|  | I/L5 | IFIN | $\mathrm{V}_{1}=0 \mathrm{~V}$ | 5.4 |  | 30 | $\mu \mathrm{A}$ |
|  | IIL6 | AIN | $\mathrm{V}_{1}=0 \mathrm{~V}$ |  |  | 200 | nA |
| Output off leakage current | loff1 | $\overline{\frac{\overline{\mathrm{BO}}}{\mathrm{IO} 1}}, \frac{\mathrm{Io} \overline{\mathrm{BO} 2}}{}$ | $\mathrm{V}_{\mathrm{O}}=13 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{\text {JFF2 }}$ | DO | $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| High level three-state off leakage current | IOFFH | PD | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.01 | 200 | nA |
| Low level three-state off leakage current | Ioffl | PD | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | 0.01 | 200 | nA |
| Input capacitance | $\mathrm{C}_{\text {IN }}$ | FMIN |  |  | 6 |  | pF |
| Current drain | $\mathrm{I}_{\mathrm{DD}} 1$ | $V_{D D}$ | $\begin{aligned} & \hline \mathrm{Xtal}=7.2 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{IN}} 2=130 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{IN}} 2=70 \mathrm{mVrms} \end{aligned}$ |  | 2 | 5 | mA |
|  | $\mathrm{IDD}^{2}$ | $V_{\text {DD }}$ | PLL block stopped (PLL INHIBIT), <br> Xtal oscillator operating (Xtal $=7.2 \mathrm{MHz}$ ) |  | 0.3 |  | mA |
|  | $I_{D D}{ }^{3}$ | $V_{D D}$ | PLL block stopped Xtal oscillator stopped |  |  | 30 | $\mu \mathrm{A}$ |

## Pin Assignment



Top view

## Block Diagram



## Pin Functions

| Symbol | Pin No. | Type | Functions |  |  |  | Circuit configuration |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { XIN } \\ & \text { XOUT } \end{aligned}$ | $\begin{gathered} 1 \\ 20 \end{gathered}$ | Xtal OSC | - Crystal resonator connection (4.5/7.2 MHz) |  |  |  |  |
| FMIN | 14 | Local oscillator signal input | - FMIN is selected when the serial data input DVS bit is set to 1. <br> - The input frequency range is from 10 to 130 MHz . <br> - The input signal passes through the internal divide-bytwo prescaler and is input to the swallow counter. <br> - The divisor can be in the range 272 to 65535 . However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value. |  |  |  |  |
| AMIN | 13 | Local oscillator signal input | - AMIN is select set to 0 . <br> When the seria <br> - The input f <br> - The signal <br> - The divisor the divisor <br> When the seria <br> - The input f <br> - The signal divider. <br> - The divisor divisor use | when the <br> data input equency ran is directly inp can be in the used will be al data input equency ran is directly inp <br> can be in the will be the | erial data input <br> NS bit is set to e is 2 to 40 M t to the swallo range 272 to e value set. NS bit is set to e is 0.5 to 10 t to a 12-bit p <br> range 4 to 40 alue set. | DVS bit is <br> 1: <br> Hz. <br> w counter. <br> 5535, and <br> $0:$ <br> MHz. <br> ogrammable <br> 5, and the |  |
| CE | 2 | Chip enable | Set this pin hig serial data. | when input | ng (DI) or out | utting (DO) |  |
| CL | 4 | Clock | - Used as the sy outputting (DO) | nchronizatio serial data. | clock when in | putting (DI) or |  |
| DI | 3 | Data input | - Inputs serial data transferred from the controller to the LC72133. |  |  |  |  |
| DO | 5 | Data output | - Outputs serial data transferred from the LC72133 to the controller. <br> The content of the output data is determined by the serial data DOC0 to DOC2. |  |  |  |  |
| $V_{D D}$ | 15 | Power supply | - The LC72133 power supply pin ( $\mathrm{V}_{\mathrm{DD}}=2.7$ to 3.6 V ) <br> - The power on reset circuit operates when power is first applied. |  |  |  |  |

Continued on next page.

Continued from preceding page.

| Symbol | Pin No. | Type | Functions | Circuit configuration |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SS }}$ | 19 | Ground | - The LC72133 ground | - |
| $\overline{\overline{\mathrm{BO}}}$ $\frac{\overline{\mathrm{BO} 2}}{\overline{\mathrm{BO} 3}}$ $\overline{\mathrm{BO} 4}$ | $\begin{aligned} & 6 \\ & 7 \\ & 8 \\ & 9 \end{aligned}$ | Output port | - Dedicated output pins <br> - The output states are determined by BO1 to BO4 bits in the serial data. <br> Data: $0=$ open, $1=$ low <br> - A time base signal ( 8 Hz ) can be output from the $\overline{\mathrm{BO} 1}$ pin. (When the serial data TBC bit is set to 1.) <br> - Care is required when using the $\overline{\mathrm{BO1}}$ pin, since it has a higher on impedance than the other output ports (pins $\overline{\mathrm{BO} 2}$ to $\overline{\mathrm{BO} 4})$. <br> - The data $=0$ (open) state is selected after the power-on reset. |  |
| $\frac{\overline{\mathrm{IO} 1}}{\overline{\mathrm{IO} 2}}$ | $\begin{aligned} & 10 \\ & 12 \end{aligned}$ | I/O port | - I/O dual-use pins <br> - The direction (input or output) is determined by bits IOC1 and $I O C 2$ in the serial data. <br> Data: $0=$ input port, $1=$ output port <br> - When specified for use as input ports: <br> The state of the input pin is transmitted to the controller over the DO pin. <br> Input state: low = 0 data value <br> high = 1 data value <br> - When specified for use as output ports: <br> The output states are determined by the IO1 and IO2 bits in the serial data. <br> Data: $0=$ open, 1 = low <br> - These pins function as input pins following a power on reset. | A11913 |
| PD | 16 | Charge pump output | - PLL charge pump output When the frequency generated by dividing the local oscillator frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high impedance state when the frequencies match. |  |
| AIN AOUT | $\begin{aligned} & 17 \\ & 18 \end{aligned}$ | LPF amplifier transistor | - The n-channel MOS transistor used for the PLL active low-pass filter. | A11915 |
| IFIN | 11 | IF counter | - Accepts an input in the frequency range 0.4 to 12 MHz . <br> - The input signal is directly transmitted to the IF counter. <br> - The result is output starting the MSB of the IF counter using the DO pin. <br> - Four measurement periods are supported: 4, 8, 32, and 64 ms . |  |

## Serial Data I/O Methods

The LC72133 inputs and outputs data using the Sanyo CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB.


1. DI Control Data (Serial Data Input) Structure

- IN1 Mode

- IN2 Mode


A11919

## 2. DI Control Data Functions



Continued from preceding page.

| No. | Control block/data | Functions | Related data |
| :---: | :---: | :---: | :---: |
| (6) | DO pin control data DOC0, DOC1, DOC2 | - Data that determines the DO pin output <br> The open state is selected after the power-on reset. <br> Note: 1. end-UC: Check for IF counter measurement completion <br> DO pin <br> (1) Counter start <br> (2) Counter <br> (3) CE: high complete <br> (1) When end-UC is set and the IF counter is started (i.e., when CTE is changed from zero to one), the DO pin automatically goes to the open state. <br> (2) When the IF counter measurement completes, the DO pin goes low to indicate the measurement completion state. <br> (3) Depending on serial data I/O (CE: high) the DO pin goes to the open state. <br> 2. Goes to the open state if the I/O pin is specified to be an output port. <br> Caution: The state of the DO pin during a data input period (an IN1 or IN2 mode period with CE high) will be open, regardless of the state of the DO control data (DOC0 to DOC2). Also, the DO pin during a data output period (an OUT mode period with CE high) will output the contents of the internal DO serial data in synchronization with the CL pin signal, regardless of the state of the DO control data (DOC0 to DOC2). | ULO, UL1, CTE, IOC1, IOC2 |
| (7) | Unlock detection data ULO, UL1 | - Selects the phase error ( $\varnothing \mathrm{E}$ ) detection width for checking PLL lock. A phase error in excess of the specified detection width is seen as an unlocked state. <br> Note: In the unlocked state the DO pin goes low and the UL bit in the serial data becomes zero. | $\begin{aligned} & \text { DOC0, } \\ & \text { DOC1, } \\ & \text { DOC2 } \end{aligned}$ |
| (8) | Phase comparator control data DZ0, DZ1 | Controls the phase comparator dead zone. <br> Dead zone widths: DZA < DZB < DZC < DZD |  |
| (9) | Clock time base TBC | Setting TBC to one causes an $8 \mathrm{~Hz}, 40 \%$ duty clock time base signal to be output from the $\overline{\mathrm{BO1}}$ pin. (BO1 data is invalid in this mode.) | B01 |
| (10) | Charge pump control data DLC | - Forcibly controls the charge pump output. <br> Note: If deadlock occurs due to the VCO control voltage (Vtune) going to zero and the VCO oscillator stopping, deadlock can be cleared by forcing the charge pump output to low and setting Vtune to $\mathrm{V}_{\mathrm{CC}}$. (This is the deadlock clearing circuit.) |  |

Continued from preceding page.

| No. | Control block/data | Functions | Related data |
| :---: | :--- | :--- | :--- |
| $(11)$ | $\begin{array}{l}\text { IF counter control data } \\ \text { IFS }\end{array}$ | $\begin{array}{l}\text { • Note that if this value is set to zero the system enters input sensitivity degradation mode, } \\ \text { and the sensitivity is reduced to } 10 \text { to } 30 \mathrm{mV} \text { rms. } \\ \text { * See the "IF Counter Operation" item for details. }\end{array}$ |  |
| (12) | $\begin{array}{l}\text { LSI test data } \\ \text { TEST 0 to TEST 2 }\end{array}$ | $\left.\begin{array}{l}\text { • LSI test data } \\ \text { TEST0 } \\ \text { TEST1 } \\ \text { TEST2 }\end{array}\right]$ These values must all be set to 0. |  |
| These test data are set to 0 automatically after the power-on reset. |  |  |  |$]$.

## 3. DO Output Data (Serial Data Output)

- OUT Mode



A11921
4. DO Output Data

| No. | Control block/data | Functions | Related data |
| :---: | :---: | :---: | :---: |
| (1) | I/O port data I2, I1 | - Latched from the pin states of the $\overline{\mathrm{IO} 1}$ and $\overline{\mathrm{O} 2} \mathrm{I} / \mathrm{O}$ ports. <br> - These values follow the pin states regardless of the input or output setting. <br> - Data is latched at the point where the circuit enters data output mode (OUT mode). <br> $11 \leftarrow \overline{\mathrm{IO} 1}$ pin state $\}$ High: 1 <br> $\mathrm{I} 2 \leftarrow \overline{\mathrm{IO} 2}$ pin state $\}$ Low: 0 | $\begin{aligned} & \text { IOC1, } \\ & \text { IOC2 } \end{aligned}$ |
| (2) | PLL unlock data UL | - Latched from the state of the unlock detection circuit. <br> UL $\leftarrow 0$ : Unlocked <br> $\mathrm{UL} \leftarrow 1$ : Locked or detection stopped mode | ULO, UL1 |
| (3) | IF counter binary data C19 to C0 | - Latched from the value of the IF counter (20-bit binary counter). <br> C19 $\leftarrow$ MSB of the binary counter <br> $\mathrm{CO} \leftarrow$ LSB of the binary counter | CTE, <br> GTO, <br> GT1 |

5. Serial Data Input (IN1/IN2) $\mathrm{t}_{\mathrm{SU}}, \mathrm{t}_{\mathrm{HD}}, \mathrm{t}_{\mathrm{EL}}, \mathrm{t}_{\mathrm{ES}}, \mathrm{t}_{\mathrm{EH}} \geq 0.75 \mu \mathrm{~s}, \mathrm{t}_{\mathrm{LC}}<0.75 \mu \mathrm{~S}$

(2) CL: Normal low

6. Serial Data Output (OUT) $\mathrm{t}_{\mathrm{SU}}, \mathrm{t}_{\mathrm{HD}}, \mathrm{t}_{\mathrm{EL}}, \mathrm{t}_{\mathrm{ES}}, \mathrm{t}_{\mathrm{EH}} \geq 0.75 \mu \mathrm{~s}, \mathrm{t}_{\mathrm{DC}}, \mathrm{t}_{\mathrm{DH}}<0.35 \mu \mathrm{~s}$
(1) CL: Normal high

(2) CL: Normal low


Note: Since the DO pin is an n-channel open-drain circuit, the time for the data to change ( $t_{D C}$ and $t_{D H}$ ) will differ depending on the value of the pull-up resistor and printed circuit, board capacitance.
7. Serial Data Timing


| Parameter | Symbol | Pins | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data setup time | tsu | DI, CL |  | 0.75 |  |  | $\mu \mathrm{s}$ |
| Data hold time | $\mathrm{t}_{\mathrm{HD}}$ | DI, CL |  | 0.75 |  |  | $\mu \mathrm{s}$ |
| Clock low-level time | $\mathrm{t}_{\mathrm{CL}}$ | CL |  | 0.75 |  |  | $\mu \mathrm{s}$ |
| Clock high-level time | $\mathrm{t}_{\mathrm{CH}}$ | CL |  | 0.75 |  |  | $\mu \mathrm{s}$ |
| CE wait time | $\mathrm{t}_{\mathrm{EL}}$ | CE, CL |  | 0.75 |  |  | $\mu \mathrm{s}$ |
| CE setup time | $\mathrm{t}_{\text {ES }}$ | CE, CL |  | 0.75 |  |  | $\mu \mathrm{s}$ |
| CE hold time | $\mathrm{t}_{\mathrm{EH}}$ | CE, CL |  | 0.75 |  |  | $\mu \mathrm{s}$ |
| Data latch change time | tLC |  |  |  |  | 0.75 | $\mu \mathrm{s}$ |
| Data output time | $t_{\text {DC }}$ $t_{\text {dH }}$ | DO, CL DO, CE | Differs depending on the value of the pull-up resistor and the printed circuit board capacitances. |  |  | 0.35 | $\mu \mathrm{s}$ |

## Programmable Divider Structure



A11928

|  | DVS | SNS | Input pin | Set divisor | Actual divisor: N | Input frequency range (MHz) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | 1 | $*$ | FMIN | 272 to 65535 | Twice the set value |  |
| B | 0 | 1 | AMIN | 272 to 65535 | The set value | 10 to 130 |
| C | 0 | 0 | AMIN | 4 to 4095 | The set value | 2 to 40 |

Note: * Don't care.

1. Programmable Divider Calculation Examples

- FM, 50 kHz steps (DVS = 1, SNS = *, FMIN selected)

FM RF $=80.0 \mathrm{MHz}(\mathrm{IF}=-10.7 \mathrm{MHz})$
FM VCO $=69.3 \mathrm{MHz}$
PLL fref $=25 \mathrm{kHz}(\mathrm{R} 0$ to $\mathrm{R} 1=1, \mathrm{R} 2$ to $\mathrm{R} 3=0)$
$69.3 \mathrm{MHz}(\mathrm{FM} \mathrm{VCO}) \div 25 \mathrm{kHz}($ fref $) \div 2$ (FMIN: divide-by-two prescaler) $=1386 \rightarrow 056 \mathrm{~A}(\mathrm{HEX})$

| A |  |  |  | 6 |  |  |  | 5 |  |  |  | 0 |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | * | 1 |  |  | 1 | 1 | 0 | 0 |
| ㅇ | ¿ | ก | ¢ | - | 20 | $\bigcirc$ | 人 | ¢ | 8 | 움 | $\bar{i}$ | $\frac{\mathrm{N}}{\mathrm{~L}}$ | $\frac{m}{a}$ | $\frac{\Delta}{i}$ | $\frac{\llcorner }{2}$ | $\sum_{\infty}^{\infty}$ | $\stackrel{\infty}{\mathrm{a}}$ | $\underset{\sim}{w}$ | $\stackrel{\infty}{\times}$ | 욤 | $\bar{\sim}$ | ๙ | ๗ |

- $\mathrm{SW}, 5 \mathrm{kHz}$ steps (DVS $=0, \mathrm{SNS}=1$, AMIN high speed side selected)

SW RF $=21.75 \mathrm{MHz}(\mathrm{IF}=+450 \mathrm{kHz})$
SW VCO $=22.20 \mathrm{MHz}$
PLL fref $=5 \mathrm{kHz}(\mathrm{R} 0=\mathrm{R} 2=0, \mathrm{R} 1=\mathrm{R} 3=1)$
$22.2 \mathrm{MHz}(\mathrm{SW} \mathrm{VCO}) \div 5 \mathrm{kHz}($ fref $)=4440 \rightarrow 1158(\mathrm{HEX})$


- MW, 10 kHz steps (DVS $=0, \mathrm{SNS}=0$, AMIN low-speed side selected $)$

MW RF $=1000 \mathrm{kHz}(\mathrm{IF}=+450 \mathrm{kHz})$
MW VCO = 1450 kHz
PLL fref $=10 \mathrm{kHz}(\mathrm{R} 0$ to $\mathrm{R} 2=0, \mathrm{R} 3=1)$
$1450 \mathrm{kHz}(\mathrm{MW}$ VCO) $\div 10 \mathrm{kHz}($ fref $)=145 \rightarrow 091(\mathrm{HEX})$


## IF Counter Structure

The LC72133 IF counter is a 20 -bit binary counter. The result, i.e., the counter's MSB, can be read serially from the DO pin.


A11932

| GT1 | GT0 | Measurement time |  |
| :---: | :---: | :---: | :---: |
|  |  | Measurement period (GT) (ms) | Wait time (twu) (ms) |
| 0 | 0 | 4 | 3 to 4 |
| 0 | 1 | 8 | 3 to 4 |
| 1 | 0 | 32 | 7 to 8 |
| 1 | 1 | 64 | 7 to 8 |

The IF frequency $(\mathrm{Fc})$ is measured by determining how many pulses were input to an IF counter in a specified measurement period, GT.
$\mathrm{Fc}=\frac{\mathrm{C}}{\mathrm{GT}}$
( $\mathrm{C}=\mathrm{Fc} \times \mathrm{GT}$ )
C: Count value (number of pulses)

1. IF Counter Frequency Calculation Examples

- When the measurement period (GT) is 32 ms , the count (C) is 53980 hexadecimal ( 342400 decimal): IF frequency $(\mathrm{Fc})=342400 \div 32 \mathrm{~ms}=10.7 \mathrm{MHz}$

|  |  |  | 5 |  |  |  | 3 |  |  |  | 9 |  |  |  | 8 |  |  |  | 0 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\underline{\sim}$ | $=$ | $د$ | $\stackrel{\square}{0}$ | $\stackrel{\infty}{\circlearrowright}$ | $\stackrel{\wedge}{\top}$ | $\div$ | $\stackrel{\llcorner }{\circlearrowright}$ | $\stackrel{\rightharpoonup}{\circlearrowright}$ | $\frac{m}{0}$ | $\stackrel{N}{\mathrm{~N}}$ | $\bar{j}$ | $\div$ | O | $\bigcirc$ | 人 | 8 | $\bigcirc$ | J | O | ธ | $\bigcirc$ | 8 |

- When the measurement period (GT) is 8 ms , the count (C) is E10 hexadecimal (3600 decimal): IF frequency $(\mathrm{Fc})=3600 \div 8 \mathrm{~ms}=450 \mathrm{kHz}$


2. IF Counter Operation


Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0 .
The IF count is started by changing the CTE bit in the serial data from 0 to 1 . The serial data is latched by the LC72133 when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF counter at the end of the measurement period must be read out during the period that CTE is 1 . This is because the IF counter is reset when CTE is set to 0 .

Note: When operating the IF counter, the control microprocessor must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Autosearch techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

## IFIN minimum input sensitivity standard

| IFS | $0.4 \leq \mathrm{f}<0.5$ | $0.5 \leq \mathrm{f}<8$ | $\mathrm{f}(\mathrm{MHz})$ |
| :--- | :---: | :---: | :---: |
| 1: Normal mode | 70 mVrms <br> ( 0.5 to 5 mVrms$)$ | 70 mVrms | 70 mVrms <br> $(2$ to 10 mVrms$)$ |
| 0: Degradation mode | 100 mVrms <br> $(10$ to 15 mVrms$)$ | 100 mVrms | 100 mVrms <br> $(30$ to 50 mVrms$)$ |

[^0]
## Unlock Detection Timing

1. Unlock Detection Determination Timing

Unlocked state detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.


Note: After changing the divisor, øERROR
is output after two fref periods.

Figure 1 Unlocked State Detection Timing
For example, if fref is 1 kHz , i.e., the period is 1 ms , after changing the divisor N , the system must wait at least 2 ms before checking for the unlocked state.


Figure 2 Circuit Structure
2. Unlock Detection Software

3. Unlocked State Data Output Using Serial Data Output

In the LC72133, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation is performed. At the data output (1) point in Figure 3, although the VCO frequency has stabilized (locked), since no data output has been performed since the divisor N was changed the unlocked state data remains in the unlocked state. As a result, even though the frequency has stabilized (locked), the system remains (from the standpoint of the data) in the unlocked state.
Therefore, the unlocked state data acquired at data output (1), which occurs immediately after the divisor N was changed, should be treated as a dummy data output and ignored. The second data output (data output (2) and following outputs are valid data.


## Locked State Determination Flowchart

4. Directly Outputting Unlocked State Data from the DO Pin (Set by the DO pin control data)

Since the locking state (high $=$ locked, low $=$ unlocked) is output directly from the DO pin, the dummy data processing described in section 3 above is not required. After changing the divisor N , the locking state can be checked after waiting at least two reference frequency periods.

## Clock Time Base Usage Notes

The pull-up resistor used on the clock time base output pin $(\overline{\mathrm{BO} 1})$ should be at least $100 \mathrm{k} \Omega$. Also, to prevent chattering we recommend using a Schmitt input at the controller (microprocessor) that receives this signal.

This is to prevent degrading the VCO C/N characteristics when a loop filter is formed using the built-in low-pass filter transistor. Since the clock time base output pin and the low-pass filter have a common ground internal to the IC, it is necessary to minimize the time base output pin current fluctuations and to suppress their influence on the low-pass filter.


## Other Items

1. Notes on the Phase Comparator Dead Zone

| DZ1 | DZ0 | Dead zone mode | Charge pump | Dead zone |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | DZA | ON/ON | --0 s |
| 0 | 1 | DZB | ON/ON | -0 s |
| 1 | 0 | DZC | OFF/OFF | +0 s |
| 1 | 1 | DZD | OFF/OFF | ++0 s |

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- Side band generation due to both the correction pulse envelope and low frequency leakage

Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high $\mathrm{C} / \mathrm{N}$ ratio can be difficult. On the other hand, although it is easy to acquire a high $\mathrm{C} / \mathrm{N}$ ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/N ratio in excess of 90 to 100 dB , or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

Dead Zone
The phase comparator compares fp to a reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference $\varnothing$ (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high $\mathrm{S} / \mathrm{N}$ ratio.
However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularlypriced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.


Figure 4


Figure 5
2. Notes on the FMIN, AMIN, and IFIN Pins

Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.
3. Notes on IF Counting $\rightarrow$ SD must be used in conjunction with the IF counting time When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.
4. DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.
5. Power Supply Pins

A capacitor of at least 2000 pF must be inserted between the power supply $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ pins for noise exclusion. This capacitor must be placed as close as possible to the $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ pins.
6. VCO setup

Applications must be designed so that the VCO (local oscillator) does not stop, even if the control voltage (Vtune) goes to 0 V . If it is possible for the oscillator to stop, the application must use the control data (DLC) to temporarily force Vtune to $\mathrm{V}_{\mathrm{CC}}$ to prevent the deadlock from occuring. (Deadlock clear circuit)
7. Front end connection example

Since this product is designed with the relatively high resistance of $200 \mathrm{k} \Omega$ for the pull-down (on) resistors built in to the FMIN and AMIN pins, a common AM/FM local oscillator buffer can be used as shown in the following circuit.


A10186

## Pin States After the Power ON Reset

|  |
| :---: |
|  |
|  |
| Open |
| Open |
| Open |
| Open |
| Open |
| Input port |



| XIN | $\begin{aligned} & \sum_{N}^{\#} \\ & ल \\ & \stackrel{y}{N} \\ & \underset{N}{N} \end{aligned}$ | XOUT |
| :---: | :---: | :---: |
| CE |  | $\mathrm{v}_{\text {SS }}$ |
| DI |  | AOUT |
| CL |  | AIN |
| DO |  | PD |
| $\overline{\mathrm{BO1}}$ |  | $\mathrm{V}_{\mathrm{DD}}$ |
| $\overline{\mathrm{BO} 2}$ |  | FMIN |
| BO3 |  | AMIN |
| $\overline{\mathrm{BO} 4}$ |  | $\overline{102}$ |
| $\overline{101}$ |  | IFIN |



## Application System Example


$\square$ Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
$\square$ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.

- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 1999. Specifications and information herein are subject to change without notice.


[^0]:    Note: Values in parentheses are actual performance values presented as reference data.

